Book Info
(Pearson Education) Provides layout designers with broad coverage of the issues involved in successfully laying out analog integrated circuits. Keeps mathematics to a minimum, provides a carrier-based model for understanding device operation, and offers many exercises that can be done with paper and pencil instead of software. DLC: Integrated circuits--Design and construction.
From the Back Cover
Based on the author's extensive experience as a circuit designer and a layout designer, The Art of Analog Layout takes a practical and authoritative perspective, providing the reader with broad coverage of the issues involved in successfully laying out analog integrated circuits. Topics range from the mechanics of layout to essential information about many related areas, such as device physics, processing failure modes and effects, device operation, parasitics, and matching. The emphasis throughout is on practical knowledge. Written for layout designers, the mathematics is kept to a minimum, requiring only a familiarity with basic algebra and elementary electronics. Provides a carrier-based model for understanding device operation. Focuses on three processes: standard bipolar, polysilicon-gate CMOS, and analog BICMOS, enabling the reader to comprehend most new processes. Discusses the ways in which variations in layout geometries affect the performance of devices fabricated in silicon. Many exercises can be completed using pencil and paper for those who do not have access to layout editing software.
The Art of Analog Layout FROM THE PUBLISHER
Verbal explanations are favored over mathematical formulas, graphs are kept to a minimum, and line drawings are used in this user-friendly book. Clear guidance and advice are provided for those professionals who lay out analog circuits. Matching of resistors and capacitors: Includes causes of mismatch, particularly the hydrogen effect and package shift. MOS Transistors: Covers a brief history of floating gate devices, EPROM and EEPROM. Applications of MOS transistors: Expands information on failure mechanisms, including BVdss/Bvdii, SILC, NBTI/PTBI and GIDL and the difference between electrical and electrothermal SOA. Consideration of failure mechanisms as crucial to layout: Integrates further information into many chapters covering various devices. Standard bipolar, polygate CMOS and analog BiCMOS: Covers all three fundamental processes. A valuable reference for professional layout designers.
SYNOPSIS
The first textbook in the field. This text provides students with a broad understanding of the issues involved in successfully laying out analog integrated circuitsranging from the mechanics of layout to essential information about many related areas, such as device physics, processing, failure modes and effects, device operation, parasitics, and matching. It emphasizes practical knowledge.
Features: A practical, authoritative perspectiveBased on the author's extensive industry experience, both as a circuit designer and a layout designer. Discusses many mechanisms and effects that are not widely known or understood outside of the industry. Familiarizes students with state-of-the-art knowledge and techniques as they are applied in industry today.
Specifically written for layout designersKeeps mathematics to a minimum, requiring only a familiarity with basic algebra and elementary electronics. Includes additional background information allowing the reader to understand the material without reference to texts on device physics or semiconductor fabrication. This book can be understood by a wide range of readers, i.e., undergraduate students and practicing layout designers as well as graduate students and professional engineers.
Effects of variations in layout geometriesDiscuses how variations in layout geometries affect the performance of devices fabricated in silicon. Allows students to make intelligent choices between different device styles, shapes and arrangements, even when (as is usually the case) little data is available upon which to base the selection.
Carrier-based modelFor understanding device operation. Provides students with a far more intuitive model than the older component-based models, and offers a much closer analogy to the underlying device physics.
A focus on three processesStandard bipolar, polysilicon-gate CMOS and analog BiCMOS. Virtually all modern analog processes trace their lineage to one of these three processes. Enables students to comprehend almost any new process that they are called upon to use.